Joppe Blondel joppe
joppe pushed to master at joppe/BondGraph 2026-03-09 20:47:55 +00:00
befe3209bf new 2d lib and test
joppe pushed to master at joppe/BondGraph 2026-03-09 19:46:15 +00:00
aad519dcb2 new 2d lib and test
1312baa41d pre-big change
Compare 2 commits »
joppe pushed to master at joppe/BondGraph 2026-03-09 12:02:12 +00:00
fbc61e9fb2 Pendulum working
joppe pushed to master at joppe/BondGraph 2026-03-09 10:06:34 +00:00
e580b9840e Library mode and new icons
cc906cbd23 Some fixes
3bb0a04d4c Initial commit
joppe created branch master in joppe/BondGraph 2026-03-09 10:06:34 +00:00
joppe created repository joppe/BondGraph 2026-03-09 10:06:14 +00:00
joppe pushed to master at joppe/fpga_modem 2026-03-05 18:49:52 +00:00
e0769f0c0d Test with modem connected
joppe pushed to master at joppe/fpga_modem 2026-03-05 15:24:37 +00:00
08c0f6967b Trigger selection
cfdec1aec7 Added trigger to scope
e0a276cd18 control register instead of reset output
b0582e63bc Signal scope
Compare 4 commits »
joppe pushed to master at joppe/fpga_modem 2026-03-04 22:35:11 +00:00
8cccea85e0 Added adc->dac path test
joppe deleted branch remotesyn from joppe/fpga_modem 2026-03-02 18:45:50 +00:00
joppe deleted branch jtagram from joppe/fpga_modem 2026-03-02 18:45:40 +00:00
joppe pushed to master at joppe/fpga_modem 2026-03-02 18:38:37 +00:00
3c13e3289a Merge branch 'new_structure'
4e3521e94a Added missing signal modules
50f71a2985 Added new master checker and changed to synchronous reset checks
628972ccaa New slave checker and updated gpio and gpio_banks
a6a5c6ea3f Made timer synthesizable
Compare 13 commits »
joppe pushed to new_structure at joppe/fpga_modem 2026-03-02 18:28:43 +00:00
4e3521e94a Added missing signal modules
joppe pushed to new_structure at joppe/fpga_modem 2026-03-02 17:02:56 +00:00
50f71a2985 Added new master checker and changed to synchronous reset checks
628972ccaa New slave checker and updated gpio and gpio_banks
Compare 2 commits »
joppe pushed to new_structure at joppe/fpga_modem 2026-03-01 20:11:16 +00:00
a6a5c6ea3f Made timer synthesizable
5b940758b6 Added formal verification set to timer internally
Compare 2 commits »
joppe pushed to new_structure at joppe/fpga_modem 2026-03-01 16:19:54 +00:00
abe0668787 new timer
joppe pushed to new_structure at joppe/fpga_modem 2026-03-01 13:12:22 +00:00
7b46ae5e87 Some cleanup and added formal for the banks and timer
8289b0d090 Added wb formal script and added other sby tasks
Compare 2 commits »
joppe pushed to new_structure at joppe/fpga_modem 2026-02-28 20:52:13 +00:00
cf483decad Added everything from the other system
joppe pushed to new_structure at joppe/fpga_modem 2026-02-28 20:51:00 +00:00
efd366c067 Added everything from the other system
joppe pushed to new_structure at joppe/fpga_modem 2026-02-28 20:48:49 +00:00
1c37d384c2 Added everything from the other system
907f244b24 Added libjtag_wb_bridge
cf7e03b9fe Added some stuff from modem and added formal
fa641b1eab Initial commit
Compare 4 commits »