10 lines
162 B
Verilog
10 lines
162 B
Verilog
`timescale 1ns/1ps
|
|
module glbl;
|
|
reg gsri = 0;
|
|
initial begin
|
|
#10 gsri = 1; // release reset after 100ns
|
|
end
|
|
|
|
GSR GSR (.GSRI(gsri));
|
|
endmodule
|