90 lines
3.0 KiB
INI
90 lines
3.0 KiB
INI
[project]
|
|
name = modem
|
|
version = 0.1
|
|
out_dir = out
|
|
build_dir = build
|
|
|
|
[server]
|
|
hostname = localhost
|
|
port = 2020
|
|
privkey = /home/joppe/.ssh/id_rsa
|
|
pubkey = /home/joppe/.ssh/id_rsa.pub
|
|
|
|
[target.synth]
|
|
toolchain = ISE
|
|
ise_settings = /opt/Xilinx/14.7/ISE_DS/settings64.sh
|
|
# Toolchain settings
|
|
family = spartan6
|
|
device = xc6slx9
|
|
package = tqg144
|
|
speedgrade = -2
|
|
toplevel = top_generic
|
|
xst_opts = -vlgincdir rtl
|
|
#ngdbuild_opts =
|
|
#map_opts =
|
|
#par_opts =
|
|
#netgen_opts =
|
|
#bitgen_opts =
|
|
#trce_opts =
|
|
# Files
|
|
#files_vhdl =
|
|
files_verilog = rtl/toplevel/top_generic.v
|
|
rtl/core/nco_q15.v
|
|
rtl/core/sigmadelta_sampler.v
|
|
rtl/arch/spartan-6/lvds_comparator.v
|
|
files_con = boards/mimas_v1/constraints.ucf
|
|
files_other = rtl/util/conv.vh
|
|
|
|
[target.serv]
|
|
toolchain = ISE
|
|
ise_settings = /opt/Xilinx/14.7/ISE_DS/settings64.sh
|
|
family = spartan6
|
|
device = xc6slx9
|
|
package = tqg144
|
|
speedgrade = -2
|
|
toplevel = top_generic
|
|
xst_opts = -vlgincdir rtl
|
|
files_con = boards/mimas_v1/constraints.ucf
|
|
files_other = sw/blinky/blinky.hex
|
|
files_verilog = rtl/util/clog2.vh
|
|
rtl/serv/serv_aligner.v
|
|
rtl/serv/serv_alu.v
|
|
rtl/serv/serv_bufreg.v
|
|
rtl/serv/serv_bufreg2.v
|
|
rtl/serv/serv_compdec.v
|
|
rtl/serv/serv_csr.v
|
|
rtl/serv/serv_ctrl.v
|
|
rtl/serv/serv_debug.v
|
|
rtl/serv/serv_decode.v
|
|
rtl/serv/serv_immdec.v
|
|
rtl/serv/serv_mem_if.v
|
|
rtl/serv/serv_rf_if.v
|
|
rtl/serv/serv_rf_ram_if.v
|
|
rtl/serv/serv_rf_ram.v
|
|
rtl/serv/serv_rf_top.v
|
|
rtl/serv/serv_state.v
|
|
rtl/serv/serv_synth_wrapper.v
|
|
rtl/serv/serv_top.v
|
|
rtl/serv/servile_arbiter.v
|
|
rtl/serv/servile_mux.v
|
|
rtl/serv/servile_rf_mem_if.v
|
|
rtl/serv/servile.v
|
|
rtl/serv/serving_ram.v
|
|
# sim/overrides/serving_ram.v
|
|
rtl/serv/serving.v
|
|
rtl/wb/wb_gpio.v
|
|
rtl/toplevel/top_serv.v
|
|
|
|
[target.sim]
|
|
toolchain = iverilog
|
|
runtime = all
|
|
toplevel = tb_nco_q15
|
|
ivl_opts = -Irtl
|
|
#vvp_opts =
|
|
# Files
|
|
#files_sysverilog =
|
|
files_verilog = sim/tb/tb_nco_q15.v
|
|
rtl/core/nco_q15.v
|
|
rtl/core/lvds_comparator.v
|
|
sim/overrides/sigmadelta_sampler.v
|
|
files_other = rtl/util/conv.vh |