Joppe Blondel 105dbed8e4 Added back in the jtag bridge ...

Now talking over the bus instead of using dpram

2026-02-27 17:39:43 +01:00

boards/mimas_v1

Added JTAG interface with testbench

2026-02-23 15:37:49 +01:00

rtl

Added back in the jtag bridge

2026-02-27 17:39:43 +01:00

scripts

Added back in the jtag bridge

2026-02-27 17:39:43 +01:00

sim

New wishbone-jtag bridge

2026-02-27 15:56:56 +01:00

sw

Added back in the jtag bridge

2026-02-27 17:39:43 +01:00

tools

Added back in the jtag bridge

2026-02-27 17:39:43 +01:00

.gitignore

Added JTAG interface with testbench

2026-02-23 15:37:49 +01:00

.gitmodules

Moved serv to own tree

2026-02-22 16:03:21 +01:00

project.cfg

Added back in the jtag bridge

2026-02-27 17:39:43 +01:00

Description

No description provided

738 KiB

Languages

Verilog 87.2%

C++ 7.2%

Python 2.7%

SystemVerilog 1.2%

Assembly 0.6%

Other 1%