Added vivado IP generatioon
Signed-off-by: Joppe Blondel <joppe@blondel.nl>
This commit is contained in:
2
examples/zynq7000/.gitignore
vendored
Normal file
2
examples/zynq7000/.gitignore
vendored
Normal file
@ -0,0 +1,2 @@
|
||||
OUT
|
||||
BUILD
|
16
examples/zynq7000/IP/zynqps.tcl
Normal file
16
examples/zynq7000/IP/zynqps.tcl
Normal file
@ -0,0 +1,16 @@
|
||||
create_ip -vlnv xilinx.com:ip:processing_system7 -module_name zynqps
|
||||
set_property -dict [ list \
|
||||
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
|
||||
CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \
|
||||
CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
|
||||
CONFIG.PCW_UART1_UART1_IO {MIO 44 .. 45} \
|
||||
CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
|
||||
CONFIG.PCW_USE_S_AXI_GP0 {0} \
|
||||
CONFIG.PCW_USE_M_AXI_GP0 {0} \
|
||||
CONFIG.PCW_USE_S_AXI_GP1 {0} \
|
||||
CONFIG.PCW_USE_M_AXI_GP1 {0} \
|
||||
CONFIG.PCW_USE_S_AXI_HP0 {0} \
|
||||
CONFIG.PCW_USE_S_AXI_HP1 {0} \
|
||||
CONFIG.PCW_USE_S_AXI_HP2 {0} \
|
||||
CONFIG.PCW_USE_S_AXI_HP3 {0} \
|
||||
] [ get_ips zynqps ]
|
28
examples/zynq7000/project.cfg
Normal file
28
examples/zynq7000/project.cfg
Normal file
@ -0,0 +1,28 @@
|
||||
[project]
|
||||
name = zynq7000_project
|
||||
version = 0.1
|
||||
out_dir = OUT
|
||||
build_dir = BUILD
|
||||
|
||||
[server]
|
||||
hostname = localhost
|
||||
port = 2020
|
||||
privkey = /home/joppe/.ssh/id_rsa
|
||||
pubkey = /home/joppe/.ssh/id_rsa.pub
|
||||
|
||||
# ######################################
|
||||
# ISE IP block generation
|
||||
[target.ip]
|
||||
toolchain = VIVADO_IP
|
||||
|
||||
# Toolchain settings
|
||||
family = zynq
|
||||
device = xc7z010
|
||||
package = clg400
|
||||
speedgrade = -2
|
||||
|
||||
# Fileset
|
||||
files_tcl = IP/zynqps.tcl
|
||||
# Note: IP file names must be the same as the component name in the tcl file!
|
||||
|
||||
# ######################################
|
Reference in New Issue
Block a user