joppe/remotesyn
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
16 Commits 1 Branch 0 Tags
15d072bbb714720c9285e0160c804f3151110498
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joppe Blondel 15d072bbb7 Added vivado IP generatioon 
Signed-off-by: Joppe Blondel <joppe@blondel.nl>
2022-09-05 14:44:09 +02:00
examples
Added vivado IP generatioon
2022-09-05 14:44:09 +02:00
remotesyn
Added vivado IP generatioon
2022-09-05 14:44:09 +02:00
scripts
Fixed rmserver/rmbuild bug
2022-09-05 13:18:57 +02:00
.gitignore
Completed ISE impl
2022-09-04 20:07:45 +02:00
LICENCE
ISE coregen added
2022-09-05 13:55:03 +02:00
README.md
Squashed commit of the following:
2022-09-04 19:34:07 +02:00
setup.py
Squashed commit of the following:
2022-09-04 19:34:07 +02:00

README.md

The file is empty.
Description
Remote (ssh) FPGA synthesis abstraction tool which allows for remote and local synthesis. For Xilinx ISE and Vivado (and Intel Quartus comming soon)
Readme 1.6 MiB
Languages
Python 100%