Joppe Blondel eb7caaf2c5 Added PLL/clock generator and SD RC model

2025-10-19 15:36:55 +02:00

boards/mimas_v1

Added PLL/clock generator and SD RC model

2025-10-19 15:36:55 +02:00

rtl

Added PLL/clock generator and SD RC model

2025-10-19 15:36:55 +02:00

scripts

Added planahead script and fixed conversion

2025-10-06 16:49:28 +02:00

sim

Added PLL/clock generator and SD RC model

2025-10-19 15:36:55 +02:00

.gitignore

Using remotesyn and added NCO

2025-10-05 23:20:25 +02:00

project.cfg

Added PLL/clock generator and SD RC model

2025-10-19 15:36:55 +02:00

Description

No description provided

1.1 MiB

Languages

Verilog 69.4%

C++ 15.9%

Python 8.2%

SystemVerilog 2%

C 1.3%

Other 3.2%