This website requires JavaScript.
Explore
Help
Sign In
joppe
/
fpga_modem
Watch
1
Star
0
Fork
0
You've already forked fpga_modem
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
4
Commits
2
Branches
0
Tags
cf483decad8d7e77ff0cbb23d882557f85050544
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Joppe Blondel
cf483decad
Added everything from the other system
2026-02-28 21:52:06 +01:00
cores
Added everything from the other system
2026-02-28 21:52:06 +01:00
fusesoc_libraries
Added everything from the other system
2026-02-28 21:52:06 +01:00
.gitignore
Initial commit
2026-02-28 13:52:08 +01:00
.gitmodules
Added everything from the other system
2026-02-28 21:52:06 +01:00
fusesoc.conf
Added everything from the other system
2026-02-28 21:52:06 +01:00
Description
No description provided
1.1
MiB
Languages
Verilog
69.4%
C++
15.9%
Python
8.2%
SystemVerilog
2%
C
1.3%
Other
3.2%
