Files
fpga_modem/sw/blinky/link.ld

11 lines
136 B
Plaintext

OUTPUT_ARCH( "riscv" )
ENTRY(_start)
SECTIONS
{
. = 0x00000000;
.text : { *(.text) }
.data : { *(.data) }
.bss : { *(.bss) }
}