joppe/fpga_modem
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
22 Commits 4 Branches 0 Tags
9930ce4461951f0b541894fa035f9ffad0b0e7d5
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joppe Blondel 9930ce4461 Working CPP way of writing data
2026-02-24 16:40:17 +01:00
boards/mimas_v1
Added JTAG interface with testbench
2026-02-23 15:37:49 +01:00
rtl
Working CPP way of writing data
2026-02-24 16:40:17 +01:00
scripts
Working CPP way of writing data
2026-02-24 16:40:17 +01:00
sim
Added JTAG interface with testbench
2026-02-23 15:37:49 +01:00
sw
Added JTAG interface with testbench
2026-02-23 15:37:49 +01:00
tools
Working CPP way of writing data
2026-02-24 16:40:17 +01:00
.gitignore
Added JTAG interface with testbench
2026-02-23 15:37:49 +01:00
.gitmodules
Moved serv to own tree
2026-02-22 16:03:21 +01:00
project.cfg
Working CPP way of writing data
2026-02-24 16:40:17 +01:00
Description
No description provided
738 KiB
Languages
Verilog 87.2%
C++ 7.2%
Python 2.7%
SystemVerilog 1.2%
Assembly 0.6%
Other 1%