joppe/fpga_modem
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
85d9979e2d7d34971ead214fc31fd8f5d106f369
fpga_modem/rtl/toplevel/top_generic.v
Joppe Blondel eb7caaf2c5 Added PLL/clock generator and SD RC model
2025-10-19 15:36:55 +02:00

1.5 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink