Joppe Blondel 7b46ae5e87 Some cleanup and added formal for the banks and timer

2026-03-01 14:12:12 +01:00

cores

Some cleanup and added formal for the banks and timer

2026-03-01 14:12:12 +01:00

fusesoc_libraries

Added everything from the other system

2026-02-28 21:52:06 +01:00

.gitignore

Initial commit

2026-02-28 13:52:08 +01:00

.gitmodules

Added everything from the other system

2026-02-28 21:52:06 +01:00

fusesoc.conf

Added everything from the other system

2026-02-28 21:52:06 +01:00

Description

No description provided

1.1 MiB

Languages

Verilog 69.4%

C++ 15.9%

Python 8.2%

SystemVerilog 2%

C 1.3%

Other 3.2%