joppe/fpga_modem
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
master
fpga_modem/rtl/arch/spartan-6/clk_gen.v
Joppe Blondel eb7caaf2c5 Added PLL/clock generator and SD RC model
2025-10-19 15:36:55 +02:00

5.4 KiB
Executable File
Raw Permalink Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink