Logo
Explore Help
Sign In
joppe/fpga_modem
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
24 Commits 1 Branch 0 Tags
f2f96448303e0e53c4c705fe2746ee23f1d23bc3
Commit Graph
6 Commits
Author SHA1 Message Date
Joppe Blondel 8f4e887b9d Added JTAG interface with testbench 2026-02-23 15:37:49 +01:00
Joppe Blondel 5e951f9b61 Working SERV cpu 2026-02-22 18:48:17 +01:00
Joppe Blondel ac6aea90b6 Merge branch 'master' of ssh://git.joppeb.nl:222/joppe/fpga_modem 2026-02-22 16:07:34 +01:00
Joppe Blondel a261264fda Added serv and made a blinky testbench for it 2026-02-21 19:24:18 +01:00
Joppe Blondel eb7caaf2c5 Added PLL/clock generator and SD RC model 2025-10-19 15:36:55 +02:00
Joppe Blondel 3b04f3a6be Added lvds and sampler 2025-10-08 18:01:03 +02:00
Powered by Gitea Version: 1.27.3 Page: 322ms Template: 59ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API