joppe/fpga_modem
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
45 Commits 1 Branch 0 Tags
e0a276cd184c22930e20333ab7cff4b7868a4a8c
Commit Graph
4 Commits
Author SHA1 Message Date
Joppe Blondel e0a276cd18 control register instead of reset output 2026-03-05 15:21:41 +01:00
Joppe Blondel b0582e63bc Signal scope 2026-03-05 15:06:09 +01:00
Joppe Blondel 4e3521e94a Added missing signal modules 2026-03-02 19:28:36 +01:00
Joppe Blondel cf7e03b9fe Added some stuff from modem and added formal 2026-02-28 18:23:39 +01:00