This website requires JavaScript.
Explore
Help
Sign In
joppe
/
fpga_modem
Watch
1
Star
0
Fork
0
You've already forked fpga_modem
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
46
Commits
2
Branches
0
Tags
cfdec1aec796f4fdb1cb536cefbf8a8528306852
Commit Graph
5 Commits
Author
SHA1
Message
Date
Joppe Blondel
cfdec1aec7
Added trigger to scope
2026-03-05 16:13:26 +01:00
Joppe Blondel
e0a276cd18
control register instead of reset output
2026-03-05 15:21:41 +01:00
Joppe Blondel
b0582e63bc
Signal scope
2026-03-05 15:06:09 +01:00
Joppe Blondel
4e3521e94a
Added missing signal modules
2026-03-02 19:28:36 +01:00
Joppe Blondel
cf7e03b9fe
Added some stuff from modem and added formal
2026-02-28 18:23:39 +01:00