joppe/fpga_modem
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
21 Commits 4 Branches 0 Tags
8f4e887b9d44c2ffef319db32a417e26d4c24dee
Commit Graph

2 Commits

Author SHA1 Message Date
Joppe Blondel
b2858ac5ee Added mul tb and fixed 2025-10-19 16:18:40 +02:00
Joppe Blondel
eb7caaf2c5 Added PLL/clock generator and SD RC model 2025-10-19 15:36:55 +02:00