joppe/fpga_modem
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Added sampler and RC model

Browse Source
This commit is contained in:
Jojojoppe
2025-10-01 21:15:20 +02:00
parent ee58fccba4
commit e0151d093f
17 changed files with 319 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
SIM/toplevel_tb.v
View File

@@ -9,8 +9,12 @@ module toplevel_tb;
toplevel m_toplevel(
.clk(clk),
.reset_n(reset_n),
.button(button),
.led(led)
.led(led),
.adc1_A(1'b0),
.adc1_B(1'b0)
);
initial begin
@@ -30,11 +34,11 @@ module toplevel_tb;
#185 button <= 1'b0;
#400
#2000000
$finish;
end
always #37 clk = ~clk;
always #18.5 clk = ~clk;
// Simulation stuff
// PLL quickstart
@@ -47,6 +51,7 @@ module toplevel_tb;
force toplevel_tb.m_toplevel.m_pll.pllvr_inst.LOCK = 1'b1;
force toplevel_tb.m_toplevel.m_pll.pllvr_inst.CLKOUT = tb_pll_clk;
force toplevel_tb.m_toplevel.m_pll.pllvr_inst.CLKOUTP = tb_pll_clk;
force toplevel_tb.m_toplevel.m_pll.pllvr_inst.RESET = 1'b1;
end
`endif
// SDF annotation