Joppe Blondel dc97a7d5a8 Added impl
Signed-off-by: Joppe Blondel <joppe@blondel.nl>
2022-09-04 19:48:46 +02:00
2022-09-04 19:48:46 +02:00
2022-09-04 19:48:46 +02:00
2022-09-04 19:34:07 +02:00
2022-09-04 19:48:46 +02:00
2022-09-04 19:34:07 +02:00
2022-09-04 19:34:07 +02:00

The file is empty.
Description
Remote (ssh) FPGA synthesis abstraction tool which allows for remote and local synthesis. For Xilinx ISE and Vivado (and Intel Quartus comming soon)
Readme 1.6 MiB
Languages
Python 100%