joppe/remotesyn
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
8 Commits 1 Branch 0 Tags
dc97a7d5a8e496ee355cc3074bd7d0de766a2138
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joppe Blondel dc97a7d5a8 Added impl 
Signed-off-by: Joppe Blondel <joppe@blondel.nl>
2022-09-04 19:48:46 +02:00
examples/spartan6
Added impl
2022-09-04 19:48:46 +02:00
remotesyn
Added impl
2022-09-04 19:48:46 +02:00
remotesyn.egg-info
Squashed commit of the following:
2022-09-04 19:34:07 +02:00
scripts
Squashed commit of the following:
2022-09-04 19:34:07 +02:00
.gitignore
Added impl
2022-09-04 19:48:46 +02:00
README.md
Squashed commit of the following:
2022-09-04 19:34:07 +02:00
setup.py
Squashed commit of the following:
2022-09-04 19:34:07 +02:00

README.md

The file is empty.
Description
Remote (ssh) FPGA synthesis abstraction tool which allows for remote and local synthesis. For Xilinx ISE and Vivado (and Intel Quartus comming soon)
Readme 1.6 MiB
Languages
Python 100%