joppe/remotesyn
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
11 Commits 1 Branch 0 Tags
7aa7fd59b0c8c452af330b41522a7ef34d895108
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joppe Blondel 7aa7fd59b0 Moved to more fusesoc like build style 
Signed-off-by: Joppe Blondel <joppe@blondel.nl>
2022-09-05 12:23:55 +02:00
examples/spartan6
Moved to more fusesoc like build style
2022-09-05 12:23:55 +02:00
remotesyn
Moved to more fusesoc like build style
2022-09-05 12:23:55 +02:00
scripts
Moved to more fusesoc like build style
2022-09-05 12:23:55 +02:00
.gitignore
Completed ISE impl
2022-09-04 20:07:45 +02:00
README.md
Squashed commit of the following:
2022-09-04 19:34:07 +02:00
setup.py
Squashed commit of the following:
2022-09-04 19:34:07 +02:00

README.md

The file is empty.
Description
Remote (ssh) FPGA synthesis abstraction tool which allows for remote and local synthesis. For Xilinx ISE and Vivado (and Intel Quartus comming soon)
Readme 1.6 MiB
Languages
Python 100%