joppe/remotesyn
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
22 Commits 1 Branch 0 Tags
246d53fa008a0e2d1be18361e4d9b03b01c22838
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joppe Blondel 246d53fa00 Added ghdl simulation toolchain 
Signed-off-by: Joppe Blondel <joppe@blondel.nl>
2022-09-06 12:12:38 +02:00
examples
Added ghdl simulation toolchain
2022-09-06 12:12:38 +02:00
remotesyn
Added ghdl simulation toolchain
2022-09-06 12:12:38 +02:00
scripts
Added remote continuous logging
2022-09-05 19:48:06 +02:00
.gitignore
Completed ISE impl
2022-09-04 20:07:45 +02:00
LICENCE
ISE coregen added
2022-09-05 13:55:03 +02:00
README.md
Squashed commit of the following:
2022-09-04 19:34:07 +02:00
setup.py
Squashed commit of the following:
2022-09-04 19:34:07 +02:00

README.md

The file is empty.
Description
Remote (ssh) FPGA synthesis abstraction tool which allows for remote and local synthesis. For Xilinx ISE and Vivado (and Intel Quartus comming soon)
Readme 1.6 MiB
Languages
Python 100%