Added xsim postsimulation
Signed-off-by: Joppe Blondel <joppe@blondel.nl>
This commit is contained in:
@ -39,7 +39,8 @@ package = clg400
|
||||
speedgrade = -2
|
||||
toplevel = toplevel
|
||||
# Created netlist toplevel
|
||||
netlist_top = toplevel.heartbeat_i
|
||||
netlist_top = toplevel.heartbeat_i heartbeat
|
||||
# toplevel and name to give to exported netlist
|
||||
synth_opts = -flatten_hierarchy none -keep_equivalent_registers
|
||||
#opt_opts =
|
||||
#place_opts =
|
||||
@ -70,4 +71,23 @@ files_vhdl = RTL/heartbeat.vhd
|
||||
#files_verilog =
|
||||
#files_sysverilog =
|
||||
#files_xci =
|
||||
# ######################################
|
||||
|
||||
# ######################################
|
||||
# Post synthesis simulation (synth must have ran first)
|
||||
[target.psim]
|
||||
toolchain = xsim
|
||||
|
||||
# Toolchain settings
|
||||
toplevel = tb_heartbeat
|
||||
vcdlevels = 20
|
||||
runtime = all
|
||||
xelab_opts = -maxdelay -transport_int_delays -L simprims_ver
|
||||
|
||||
# Fileset
|
||||
files_vhdl = SIM/tb_heartbeat.vhd
|
||||
files_verilog = OUT/synth/impl_netlist.v
|
||||
#files_sysverilog =
|
||||
#files_xci =
|
||||
files_other = OUT/synth/impl_netlist.sdf
|
||||
# ######################################
|
Reference in New Issue
Block a user