Files
fpga_modem/CON/timing.sdc
2025-10-01 16:40:05 +02:00

7 lines
260 B
Tcl

//Copyright (C)2014-2025 GOWIN Semiconductor Corporation.
//All rights reserved.
//File Title: Timing Constraints file
//Tool Version: V1.9.12
//Created Time: 2025-10-01 13:43:45
create_clock -name CLK_IN -period 37.037 -waveform {0 18.518} [get_ports {clk}]