Files
fpga_modem/scripts/planahead.tcl
2025-10-06 16:49:28 +02:00

7 lines
371 B
Tcl

create_project project_1 tmpplanahead -part xc6slx9tqg144-2 -force
set_property design_mode GateLvl [current_fileset]
add_files -norecurse ../out/synth/synth.ngc
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse ../boards/mimas_v1/constraints.ucf
import_as_run -run impl_1 -twx ../out/synth/timing.twx ../out/synth/synth.ncd
open_run impl_1