Logo
Explore Help
Sign In
joppe/fpga_modem
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
master
fpga_modem/cores/system/test
T
History
Joppe Blondel 8cccea85e0 Added adc->dac path test
2026-03-04 23:35:02 +01:00
..
rtl
Added missing signal modules
2026-03-02 19:28:36 +01:00
sw
Added adc->dac path test
2026-03-04 23:35:02 +01:00
tb
new timer
2026-03-01 17:19:46 +01:00
mimas.ucf
Added some stuff from modem and added formal
2026-02-28 18:23:39 +01:00
options.tcl
Added some stuff from modem and added formal
2026-02-28 18:23:39 +01:00
test.core
new timer
2026-03-01 17:19:46 +01:00
Powered by Gitea Version: 1.27.3 Page: 108ms Template: 7ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API