joppe/fpga_modem
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Added adc->dac path test

Browse Source
This commit is contained in:
Joppe Blondel
2026-03-04 23:35:02 +01:00
parent 3c13e3289a
commit 8cccea85e0
8 changed files with 204 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
cores/wb/wb_gpio_banks/rtl/wb_gpio_banks.v
View File

@@ -13,7 +13,7 @@ module wb_gpio_banks #(
input wire i_wb_we,
input wire i_wb_cyc,
input wire i_wb_stb,
output wire o_wb_ack,
output reg o_wb_ack,
input wire [num_banks*32-1:0] i_gpio,
output wire [num_banks*32-1:0] o_gpio
@@ -48,8 +48,8 @@ module wb_gpio_banks #(
integer bi;
always @* begin
o_wb_rdt = 0;
o_wb_ack = 0;
o_wb_rdt = 32'h00000000;
o_wb_ack = 1'b0;
for(bi=0; bi<num_banks; bi=bi+1) begin
if(bank_sel[bi]) begin
o_wb_rdt = bank_rdt[bi*32 +: 32];