initial commit

This commit is contained in:
Jojojoppe
2025-10-01 16:40:05 +02:00
commit 42e9bd0a0a
18 changed files with 147564 additions and 0 deletions

13
modem.gprj Normal file
View File

@@ -0,0 +1,13 @@
<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
<Template>FPGA</Template>
<Version>5</Version>
<Device name="GW1NSR-4C" pn="GW1NSR-LV4CQN48PC7/I6">gw1nsr4c-009</Device>
<FileList>
<File path="HW/toplevel.v" type="file.verilog" enable="1"/>
<File path="IP/ge_pllvr/gw_pllvr.v" type="file.verilog" enable="1"/>
<File path="CON/io.cst" type="file.cst" enable="1"/>
<File path="CON/timing.sdc" type="file.sdc" enable="1"/>
</FileList>
</Project>