joppe/Z80
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Pre autoroute internal

Browse Source
This commit is contained in:
Joppe Blondel
2026-08-27 15:13:58 +02:00
parent d495f187b0
commit 0195978c47
75 changed files with 11252 additions and 3671 deletions
Download Patch File Download Diff File Expand all files Collapse all files

55
HW/z80_cpu/z80_cpu.kicad_pro
View File

@@ -39,9 +39,9 @@
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
"drill": 0.8,
"height": 1.6,
"width": 1.6
"drill": 1.0,
"height": 1.7,
"width": 1.7
},
"silk_line_width": 0.1,
"silk_text_italic": false,
@@ -53,7 +53,7 @@
"border_display_style": 2,
"border_hatch_pitch": 0.5,
"corner_radius": 2.0,
"corner_smoothing": 2,
"corner_smoothing": 1,
"fill_mode": 0,
"hatch_gap": 1.5,
"hatch_orientation": 0.0,
@@ -150,7 +150,7 @@
"min_connection": 0.0,
"min_copper_edge_clearance": 0.5,
"min_groove_width": 0.0,
"min_hole_clearance": 0.25,
"min_hole_clearance": 0.1,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.2,
"min_microvia_drill": 0.1,
@@ -158,10 +158,10 @@
"min_silk_clearance": 0.0,
"min_text_height": 0.8,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.2,
"min_via_annular_width": 0.1,
"min_via_diameter": 0.5,
"min_through_hole_diameter": 0.15,
"min_track_width": 0.0889,
"min_via_annular_width": 0.05,
"min_via_diameter": 0.25,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
@@ -214,7 +214,8 @@
0.254,
0.3,
0.4,
0.6
0.6,
0.8
],
"tuning_pattern_settings": {
"diff_pair_defaults": {
@@ -520,7 +521,7 @@
"classes": [
{
"bus_width": 12,
"clearance": 0.2,
"clearance": 0.25,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
@@ -531,11 +532,26 @@
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 2147483647,
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.2,
"track_width": 0.3,
"tuning_profile": "",
"via_diameter": 0.6,
"via_diameter": 0.5,
"via_drill": 0.3,
"wire_width": 6
},
{
"clearance": 0.4,
"diff_pair_gap": 0.25,
"diff_pair_width": 0.2,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Power",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 0,
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.6,
"tuning_profile": "",
"via_diameter": 0.75,
"via_drill": 0.3
}
],
"meta": {
@@ -543,7 +559,16 @@
},
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
"netclass_patterns": [
{
"netclass": "Power",
"pattern": "+5V"
},
{
"netclass": "Power",
"pattern": "GND"
}
]
},
"pcbnew": {
"last_paths": {
@@ -704,7 +729,7 @@
"uuid": "ec13de96-039a-4546-bd8e-3dc8bd747a7e"
}
],
"used_designators": "U1-6,R1-15,J1-2,D1-8,C1-7,Y1,#PWR1-32",
"used_designators": "#PWR1-32,Y1,C1-8,D1-8,J1-2,R1-15,U1-6",
"variants": []
},
"sheets": [