117 lines
3.2 KiB
INI
117 lines
3.2 KiB
INI
[project]
|
|
name = zynq7000_project
|
|
version = 0.1
|
|
out_dir = OUT
|
|
build_dir = BUILD
|
|
|
|
[server]
|
|
hostname = localhost
|
|
port = 2020
|
|
privkey = /home/joppe/.ssh/id_rsa
|
|
pubkey = /home/joppe/.ssh/id_rsa.pub
|
|
|
|
# ######################################
|
|
# ISE IP block generation
|
|
[target.ip]
|
|
toolchain = VIVADO_IP
|
|
|
|
# Toolchain settings
|
|
family = zynq
|
|
device = xc7z010
|
|
package = clg400
|
|
speedgrade = -2
|
|
|
|
# Fileset
|
|
files_tcl = IP/zynqps.tcl IP/rst_gen.tcl
|
|
# Note: IP file names must be the same as the component name in the tcl file!
|
|
|
|
# ######################################
|
|
|
|
# ######################################
|
|
# Basic synthesis
|
|
[target.synth]
|
|
toolchain = VIVADO
|
|
|
|
# Toolchain settings
|
|
family = zynq
|
|
device = xc7z010
|
|
package = clg400
|
|
speedgrade = -2
|
|
toplevel = toplevel
|
|
# Created netlist toplevel
|
|
netlist_top = toplevel.heartbeat_i heartbeat
|
|
# toplevel and name to give to exported netlist
|
|
synth_opts = -flatten_hierarchy none -keep_equivalent_registers
|
|
#opt_opts =
|
|
#place_opts =
|
|
#route_opts =
|
|
|
|
# Fileset
|
|
files_vhdl = RTL/heartbeat.vhd RTL/toplevel.vhd
|
|
#files_verilog =
|
|
#files_sysverilog =
|
|
files_con = CON/toplevel.xdc
|
|
files_xci = OUT/ip/rst_gen/rst_gen.xci OUT/ip/zynqps/zynqps.xci
|
|
# ######################################
|
|
|
|
# ######################################
|
|
# Behavioural simulation
|
|
[target.sim]
|
|
toolchain = xsim
|
|
|
|
# Toolchain settings
|
|
toplevel = tb_heartbeat
|
|
vcdlevels = 20
|
|
runtime = all
|
|
#xelab_opts =
|
|
|
|
# Fileset
|
|
files_vhdl = RTL/heartbeat.vhd
|
|
SIM/tb_heartbeat.vhd
|
|
#files_verilog =
|
|
#files_sysverilog =
|
|
#files_xci =
|
|
# ######################################
|
|
|
|
# ######################################
|
|
# Post synthesis simulation (synth must have ran first)
|
|
[target.psim]
|
|
toolchain = xsim
|
|
|
|
# Toolchain settings
|
|
toplevel = tb_heartbeat
|
|
vcdlevels = 20
|
|
runtime = all
|
|
xelab_opts = -maxdelay -transport_int_delays -L simprims_ver
|
|
|
|
# Fileset
|
|
files_vhdl = SIM/tb_heartbeat.vhd
|
|
files_verilog = OUT/synth/impl_netlist.v
|
|
#files_sysverilog =
|
|
#files_xci =
|
|
files_other = OUT/synth/impl_netlist.sdf
|
|
# ######################################
|
|
|
|
# ######################################
|
|
# Firmware compilation
|
|
[target.firmware]
|
|
toolchain = gccmake
|
|
|
|
# Toolchain settings
|
|
output_files = build/app.elf DISASS
|
|
buildroot = SW
|
|
|
|
# Fileset
|
|
files_makefile = SW/Makefile
|
|
files_other = SW/linker.ld
|
|
SW/src/boot.S
|
|
SW/src/main.c
|
|
SW/src/printf.c
|
|
SW/src/printf.h
|
|
SW/src/uart.c
|
|
SW/src/uart.h
|
|
SW/src/xil_io.h
|
|
SW/src/zynq.h
|
|
OUT/ip/zynqps/ps7_init.c
|
|
OUT/ip/zynqps/ps7_init.h
|
|
# ###################################### |